<P> The ECL circuit operation is considered below with assumption that the input voltage is applied to T1 base, while T2 input is unused or a logical "0" is applied . </P> <P> During the transition, the core of the circuit--the emitter - coupled pair (T1 and T3)--acts as a differential amplifier with single - ended input . The "long - tail" current source (R) sets the total current flowing through the two legs of the pair . The input voltage controls the current flowing through the transistors by sharing it between the two legs, steering it all to one side when not near the switching point . The gain is higher than at the end states (see below) and the circuit switches quickly . </P> <P> At low input voltage (logical "0") or at high input voltage (logical "1") the differential amplifier is overdriven . The transistor (T1 or T3) is cutoff and the other (T3 or T1) is in active linear region acting as a common - emitter stage with emitter degeneration that takes all the current, starving the other cutoff transistor . The active transistor is loaded with the relatively high emitter resistance R that introduces a significant negative feedback (emitter degeneration). To prevent saturation of the active transistor so that the diffusion time that slows the recovery from saturation will not be involved in the logic delay, the emitter and collector resistances are chosen such that at maximum input voltage some voltage is left across the transistor . The residual gain is low (K = R / R <1). The circuit is insensitive to the input voltage variations and the transistor stays firmly in active linear region . The input resistance is high because of the series negative feedback . The cutoff transistor breaks the connection between its input and output . As a result, its input voltage does not affect the output voltage . The input resistance is high again since the base - emitter junction is cutoff . </P> <P> Other noteworthy characteristics of the ECL family include the fact that the large current requirement is approximately constant, and does not depend significantly on the state of the circuit . This means that ECL circuits generate relatively little power noise, unlike many other logic types which typically draw far more current when switching than quiescent, for which power noise can become problematic . In cryptographic applications, ECL circuits are also less susceptible to side channel attacks such as differential power analysis . </P>

Ecl operates in ____ and ____ regions of the transistor
find me the text answering this question